Latest stories
Reddit Engineering
Pro
▲
847
▼
We replaced our entire CI pipeline with Nix flakes and cut build times by 68%
▲
523
▼
Real-time FPGA debugging over USB-C: open-source JTAG adapter hits v1.0
▲
391
▼
Rust on bare-metal STM32: a complete embedded HAL walkthrough with async
▲
278
▼
Samsung 3nm GAA yield numbers leaked — significantly ahead of TSMC N3E
▲
156
▼
Built a $12 logic analyzer with RP2350 — 16 channels at 200MHz, PIO-based